


TRACK ARCHITECTURE






WREN PREAMP PWA



WREN -3 DATA PWA



WREN -3 SERVO PWA

BLOCK DIAGRAM

READ/WRITE SUBSYSTEM

- 5 DATA HEADS
- 5 CHANNEL LSI R/W PREAMP
- MFM RECORDING ON DISKS
- PULSE SLIMMING
- MFM/NRZ CONVERSION IN LSI (-3)
- READ PLO (-3)
- MFM INTERFACE (-5)

SERVO SUBSYSTEM

- CLOSED LOOP SERVO SYSTEM
- DEDICATED SERVO SURFACE READ ONLY
- 8049 MICROPROCESSOR CONTROLS OPERATION
- DIGITAL LOGIC IN LSI
 - ANALOG RECOVERY CIRCUITRY IN ANALOG LSI
 - TWO MODES OF OPERATION

POSITION - ON TRACK


VELOCITY - SEEKING

SPINDLE MOTOR CONTROL

- CRYSTAL CONTROLLED SPEED
- DIGITAL SPEED CONTROL LOGIC IN LSI
- TWO PHASE SPINDLE MOTOR DRIVE
- CURRENT LIMITING/LOCKED ROTOR PROTECTION


OTHER ELECTRONICS

- DC/DC CONVERTER
- VOLTAGE MONITOR
- PICK AND HOLD CIRCUITS



WREN -3
GENERAL BLOCK DIAGRAM


READ/WRITE DATA TIMINGS



		PC	SPEC. NO.	SHEET	REV.
		A	77711124	22	A

INTERFACE SPECIFICATION - WREN-5

6.2.1 -contd.







FIGURE 11. MFM DATA TIMING

WRITE PRECOMPENSATION PATTERNS



Writing should occur out of a shift register which is used to observe the petiern. "On time" represents a nominal delay. Early and late represent less and more delay respectively.

"A1" ADDRESS MARK BYTE


Bit Position C D CD CDCD CD CD 0 0 0 0 0 0 0 0 0 0 D D C C C = clock bit D = data bit

"Al" Data Bits

"A1" Clock Bits

Encoded pattern with dropped clock Normal encoded pattern without dropped clock





4 FOR HEAD SWITCH AND WRITE TO READ RECOVERY

12 FOR STY12 COMPATIBILITY

16 FOR ST 506/57412 COMPATIBILITY

L) + (0.03-L) BYTES {i.e. - (4) to (4 + 0.06 L)}

JCE AFTER FORMAT IS = 1.39.

WRITE (4 + 0.03 L) BYTES O 4 + 0.03 L TOLERANCE DURING FOR MAT 4 BYTES 15 FOR WRITE TO READ RECOVERY, AND INTERFACE WRITE DATA to MEDIA WRITE DELL DATA FIELD_ISG 15 .

DATA FIELD_ISG 15 .


VARANCE IF WRITE TOLERANCE

THE FORMAT WAS -1.5% 256 BYFE - 3% FOR 2 9 BYTES -1,5% VARANCE IF WRITE TOLERANCE ± 0% 2 13 BYTESJ AT FORMAT was 0,0% 17 BYTES VARANCE IF WRITE TOLERANCE +3.0% AT FORMAT WAS + 115%

NOTES:

- 1. ALL PATTERNS SHOWN IN THE VARIOUS FIELDS ARE IN HEX
- 2. ALL "X's" REPRESENT VARIABLE FIELDS
- 3. FORMAT ASSUMES ±1.5% TOTAL WRITE TOLER ANCES
 i.e. ±1% DRIVE SPINDLE SPEED
 ±0.25% DRIVE EXECTRONICS
 ±0.25% CONTINIER WRITE FREQUENCY/ELECTRONICS.
- 4. ID FIELD CONTAINS FLAGS ; ST CYLINDER, SECTOR MIDDRETS

MINIMUM RECOMMENDED TRACK/SECTOR FORMAT



$$ID = 23$$
 BYTES

DATA = 276 BYTES

FORMAT ISG = 13 BYTES = 4 + (.03)(276) = 4+ 8.3


312 BYTES

ISG VARIATIONS

	PÇ	SPEC. NO.	SHEET	REV.
	A	77711124	31	Α -

INTERFACE SPECIFICATION - WREN-5

7.3.1 -contd.



⚠ THE ID FIELD INCLUDES THE TRACK, HEAD, AND SECTOR LOCATION.

(FFIJE)

- K = 2 BITS(MAX) From where DATA is STORED ON THE MODIA

NOTE: AFER A PATA FIELD WRITE UPDATE, PER THIS FIGURE)

THE DATA FIELD MAY BE SHIFTED UP to 4 BET LOCATIONS

TO THE RIGHT ON THE MEDIA (i.e. 2 BETS DUE TO 400 RDEC

WHITE CATE TO WRITE DATA DELAY PLUS 2 BETS DUE TO


DRIVES INTERNAL WRITE PROPREATION DELAY)

FIGURE 14. TYPICAL READ/WRITE TIMING

. 1	NUEX/SECTOR				FIXED	SECTOR:	"N" IDENT	ICAL SECTOR	રક			•	SECT	TOR
	12 8775	\$.	— ADD	RESS AREA					DATA AR	IEA			4 BYTES	(10,080) By TES
	ISG	PLO SYNC	BYTE SYNC	(ED) ADDRESS	ADR	ADR PAD	WRITE	PLO SYNC	BYTE SYNC	DATA	DATA	DATA PAD	ISG	
	16 BYTES	11 BYTES	PATTERN 1 BYTE	FIELD 5 BYTES	CRC 2 BYTES	1 BYTE	SPLICE 1 SYTE	11 SYTES	PATTERN I BYTE	FIELO	CRC 2 BYTES	1 SYTE	16 BYTES	

- NOTES: 1, SECTOR PULSES GENERATED BY CONTROLLER AND DERIVED
 FROM DRIVE SUPPLIED INDEXAND BYTE Clock. ID FIELD
 AFTER SECTOR/INDEX.
 - 2. * HEAD SWITCH TO READ/ WRITED = 15 MS > 9.1 BYTES

 *WRITE TO READ RECOVERY = 10 MS > 6.1(7)BYTES
 - 3. NO SPEED GAPS REQUIRED
 - 4. Allows 32 SECTORS OF 156 DATA BYTES PER SECTOR $\frac{10,080}{32} = 315 \text{ BYTES/SECTOR Available (308 BYTES/SECTOR SHOWN above)}$




- NOTES: 1. ID FIELD AFTER ID AM WHICH CONTAINS
 - 2. · HEAD SWITCH TO READ/WRITE = 5/45 => 3.2(4) BYTES
 . WRITE TO READ RECOVERY = 5/45 => 3.2(4) BYTES
 - 3, SPEED GAPS REQUIRER.
 - 4. Allows 32 SECTORS OF 256 BYTES PER SECTOR

 MAX BYTES PER SECTOR AVAILABLE = (10,416 16 313) = 32 = 315.

 (306 To 312 BYTES SECTOR SHOWN above)

3-52



NOTES:

- 1. Nominal Track Capacity = 10416 Bytes
- 2. Total Data Bytes/Track = 256 x 32 = 8,192
- Sector interleave factor is 4. Sequential ID Fields are sector numbered 0, 8, 16, 24, 1, 9, 17, 25, 2, 10, 18, 26,...etc.
- 4. Data Fields contain the bit pattern 0000 as shipped
- 5. CRC Fire Code =x16+x12+x6+1
- 6. Bit 7 of Head Byte ID Field equals 1 in a defective sector (Cylinder 6 is error free)
- Bit 5 of Head Byte reserved for numbering cylinders greater than 256
- 8. Bit 6 of Head Byte reserved for numbering cylinders greater than 512

9 Gap 3

Gap 3 following each data field allows for the spindle speed variations. This allows for the situation where a track has been formatted while the disc is running faster than nominel, then write updated with the disc running slower than normal. Without this gap, or if it is too small, the sync bytes or ID field of the next field could be over written. As shipped, the gap allows a ±3% speed variation (actual drive spec is ±1%). Minimum gap is 8 bytes for a 256 byte record size.


10. Gap 4

Gap 4 is a speed tolerance buffer for the entire track, which is applicable in full track formatting operations to avoid overflow into the index area. The format operation which writes ID fields begins with the first encountered index and continues to the next index. The actual bytes in Gap 4 depends on the exact rotating speed during the format operation.


// Gap 1


Gap 1 is to provide for variations & sindex detection. As shipped, gap 1 is 16 bytes long, but must be at least 12 bytes. Gap 1 is immediately followed by a sync field preceding the first 1D field.

WREN - READ/WRITE



WREN -3
GENERAL BLOCK DIAGRAM






COMPENSATED MFM WAVE FORM

WREN READ/WRITE HEAD PREAMP

- FIVE CHANNEL INTEGRATED CIRCUIT SSI115.
- MOUNTED ON ACTUATOR CLOSE TO DATA HEADS TO IMPROVE SIGNAL-TO-NOISE RATIO.
- WRITE CURRENT PATHS TO DATA HEADS ARE KEPT SHORT TO MIN-IMIZE WRITE-TO-SERVO CROSSTALK.
- COMMON FLEX CABLE FOR READ/WRITE AND SERVO SIGNALS.
- PREAMP HAS VERY LOW NOISE CHARACTERISTICS AND HIGH GAIN (26-52).
- LOW LEVEL READ SIGNALS FROM THE HEADS ARE AMPLIFIED BEFORE BEING SENT OUTSIDE THE SEALED CHAMBER.

output 10-20 mv



E. MILANES

WREN READ/WRITE PREAMPLIFIER PWA

SERVO SIGNAL PATH 8 por Dip MILO

- LOW NOISE (0.8-1.1 nv/√HZ), HIGH GAIN (250) PREAMPLIFIER FOR SERVO SIGNAL AMPLIFICATION.
- 3 POLE LOW PASS LINEAR FILTER FOR HIGH FREQUENCY NOISE REJECTION. Vary low noise

READ DATA SIGNAL PATH

- 3 POLE LOW PASS LINEAR PHASE FILTER FOR HIGH FREQUENCY NOISE REJECTION.
- TRANSVERSAL FILTER FOR PULSE SLIMMING.
 - SWITCHED GAIN PULSE SLIMMER. Uses write cure DAC to change gain, how at auto track
 - OPTIMIZED SIGNAL AT INNER AND OUTER CYLINDERS.
 - SIGNAL CORRECTION FACTOR C GIVES ADDITIONAL SIGNAL IMPROVEMENT.

WRITE DATA SIGNAL PATH

- VARIABLE WRITE CURRENT AS A FUNCTION OF CYLINDER ADDRESS.
 - OPTIMIZES WRITE PROCESS.
 - CURRENT CHANGES EVERY 8 CYLINDERS.
 - MICROPROCESSOR CONTROLLED.
 - INNER RADIUS (CYL 656) 50 M.A. PEAK-TO-PEAK.
 - OUTER RADIUS (CYL 0) 65 M.A. PEAK-TO-PEAK.
- UNSAFE CIRCUITRY
 - GUARANTEES DATA INTEGRITY.
 - PREVENTS ACCIDENTAL DATA DESTRUCTION.

3 POLE

WREN PREAMP. BLOCK DIAGRAIN

FILTER

100 MSEC

592

LM

70

2 O WRITE

F/F

C

592

WRITE

CURRENT

DIRECTION

3 POLE

FILTER

ul-W-

RD-DATA -N

RD-DATA-P

SVO-HD-P

5V0-HD-N

M116

G=250

-W-11

J2-17

J2-18

72 - 13

72-03

J2-05

MILANES, EJ 82

15

J1-25

JI - 26

11-09

J1-20

31-14

J1-01

31-02

RD-ANALOG-N


RD - ANALOG-P

WRT-DATA/-L

WRT-CURRENT-LEV.

SVO-ANALOG-P

SVO-ANALOG-N



WREN PULSE SLIMMER

MILANES, EJ 1982

HD 2 ² J3-06	HD 2 ¹ J 3-04	HD 2 ⁰ J3-32	MEDIA SELECT	MEDIA SELECTED		
0 .	0	0	TOP HEAD	BOTTOM MEDIA	22,23	
. 0	0	1	BOTTOM HEAD	MIDDLE MEDIA	20,21	
0	Ţ	0	TOP HEAD	MIDDLE MEDIA	18,19	
0	Ţ	1	BOTTOM HEAD	TOP MEDIA	16,17	
1	0	0	TOP HEAD	TOP MEDIA	14,15	

NOTE - A "1" CORRESPONDS TO 0 TO 0.4 VOLTS IN THE INTERFACE.


DURING READ AN INVALID HEAD SELECT INPUT CODES (5,6 AND 7) HAVE THE EFFECT OF NO SELECTING ANY HEADS. AN UNSAFE IS PRODUCED DURING A WRITE.

WREN HEAD-SELECT ENCODING


WREN READ ANALOG DATA PATH FEATURES

13 - 600 mr

- AUTOMATIC GAIN CONTROL IN THE READ PATH FOR EXTENDED
 DYNAMIC RANGE TO COVER FOR LARGE INPUT SIGNAL VARIATIONS.
- ACTIVE DIFFERENTIATOR WITH HIGH COMMON MODE REJECTION BY THE USE OF THE 592 VIDEO AMPLIFIER.
- FIVE POLE LINEAR PHASE LOW PASS FILTER FOR HIGH FREQUENCY NOISE REJECTION.
- LOW RESOLUTION PATH WITH A THREE POLE LINEAR PHASE FILTER. THIS FILTER PROVIDES NEEDED MARGIN TO RECOVER SIGNALS FROM VERY HIGH RESOLUTION HEADS AND MEDIA DISTORTIONS TO THE SIGNAL.
- A NEW SINGLE 200 NSEC DELAY LINE IN THE HIGH RESOLUTION PATH WITH 10 NANOSECONDS RESOLUTION.
- A DUAL ECL COMPARATOR FOR ACCURATE ZERO CROSSING TIMING AND NO NOISE INJECTION INTO THE ANALOG PATH.



WREN DATA PWA
READ ANALOG
EDDY MILANES 1982



* IF THEY WERE NOT THED TOGETHER

WREN READ ANALOG WAVEFORM

WREN-3 READ PLO

ON BOARD PLO FOR IMPROVED DATA SEPARATION.

READ PLO

- IN CONSTANT FREQUENCY LOCK WITH SERVO PLO THUS LOCKED WITH ACTUAL DISK SPEED.
- READ PLO FREQUENCY 19,352 MHZ.
- SERVO PLO FREQUENCY 9,676 MHZ.

PLO CHARGE PUMP

- USES MATCHED HIGH FREQUENCY TRANSISTORS
 - PNP MD5000

NPN - CA3046


- BALANCED BY TEST SELECT RESISTOR DURING PWA TEST TO COMPENSATE FOR PART TOLERANCES.
- CHARGE PUMP GAIN INCREASED BY WIDE-BAND-ENABLE CONTROL SIGNAL FOR QUICK PHASE LOCK-UP.

VOLTAGE CONTROLLED OSCILLATOR

- USES ECL L.C. OSCILLATOR I.C. (MC1648) FOR HIGH SIDEBAND REJECTION
- INDUCTOR AND VARIABLE VOLTAGE CAPACITORS REDUCE SENSITIVITY TO NOISE USUALLY ASSOCIATED WITH RC OSCILLATORS.

• LOOP FILTER

- COMPONENTS SELECTED FOR PROPER TRANSIENT RESPONSE AND LOOP BANDWIDTH.



WREN READ/WRITE LSI CIRCUIT

FEATURES:

- 1. CONTAINS THE FOLLOWING LOGIC:
 - WRITE DATA SYNCHRONIZATION LOGIC
 - NRZ/MFM ENCODER
 - WRITE PRECOMPENSATION LOGIC
 - WRITE FAULT DETECTOR
 - READ DATA PHASE/FREQ. DETECTORS
 - WIDEBAND DECODER
 - MFM/NRZ DECODER
 - INTERFACE CLOCK CONTROL
- 2. MINIMIZES PCB SPACE
 - AVAILABLE IN 40-PIN DIP
- 3. AVAILABLE IN TWO VERSIONS
 - I²L AND LSTTL TECHNOLOGIES
 - TWO SEPARATE PART NUMBERS
- 4. OFFERS LOW POWER DISSIPATION
 - $I^2L 0.85 W$
 - LSTTL 0.90 W




FIGURE 1. MFM ENCODER-COMPENSATOR

207 ns LATE SHIFT EARLY SHIFT PATTERN

| 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | C | 0 | C |

Apparent Read - back shift

WRITE COMPENSATION PATTERNS


LATE SHIFT - 011, 1000


EARLY SHIFT - 10, 001

WRITE FAULT DETECTOR


A WRITE FAULT WILL BE GENERATED IF ANY OF THE FOLLOWING CONDITIONS ARE TRUE DURING WRITE ENABLE:

- DRIVE NOT READY
- INVALID HEAD SELECTED
- READ ENABLE ACTIVE
- HEAD UNSAFE PRESENT





READ PLO - READ/WRITE OPERATION




1 PHASE PROPERLY


2 READ PLO FAST

READ PLO SLOW

PHASE DETECTOR TIMING



WIDEBAND OPERATION



WREN - 5
GENERAL BLOCK DIAGRAM


READ/WRITE INTERFACE

CUSTOMER SIGNALS TO DRIVE


- + MFM WRITE DATA
- - MFM WRITE DATA

DRIVE SIGNALS TO CUSTOMER

- + MFM READ DATA
- MFM READ DATA
- DRIVE SELECTED



WREN-5 INTERFACE CONNECTIONS WREN - SERVO



WREN -3
GENERAL BLOCK DIAGRAM

SERVO SYSTEM


- BLOCK DIAGRAM
- FUNCTIONAL DESCRIPTION
 - POSITION LOOP

OFFSET MODE


- VELOCITY LOOP

VELOCITY PROFILE
AUTO VELOCITY ADJUST

- MICROCOMPUTER
 - I/O DIAGRAM
 - TYPICAL SEEK OPERATION
 - SERVO SURFACE FORMAT
 - POWER ON/HEAD LOAD SEQUENCE
- SERVO ANALOG RECOVERY
 - SERVO DIBIT PATTERN
 - SERVO ANALOG LSI
 - VELOCITY AND POSITION FEEDBACK
- SERVO PLO
- SERVO DIGITAL LSI
- POWER AMPLIFIER
 - SUMMING AMPLIFIER
 - NOTCH FILTER
 - POWER AMPLIFIER
 - SERVO DISABLE/ARM BIAS




WREN SERVO SYSTEM



TYPICAL VELOCITY PROFILE

pan samula




WREN MICROCOMPUTER INTERFACE

12-3-31


TYPICAL SEEK OPERATION

- 1. MICROCOMPUTER STARTS RECEIVING STEP PULSES.
- 2. UC GOES NOT READY.
- 3. UC SAMPLES DIRECTION LINE.
- 4. UC CALCULATES VELOCITY PROFILE.
- 5. UC ISSUES VELOCITY COMMAND TO D/A CONVERTER.
- 6. UC SEES TRACK CROSSING PULSE.
- 7. REPEAT STEPS 4-7 UNTIL LAST TRACK CROSSING DETECTED.
- 8. UC SWITCHES TO FINE (POSITION) MODE.
- 9. UC WAITS FOR STABLE TRACK CENTER INDICATION.
- 10. UC GOES READY.


OUTER STOP SYNC ZONE GUARD BAND TRACK O DATA ZONE TRACK 696 GUARD BAND . Sympother Sank LANDING ZONE INNER STOP WREN SERVO SURFACE FORMAT



WREN SERVO DIBIT PATTERN



WREN SERVO ANALOG RECOVERY.



WREN SERVO ANALOG LSI

WREN SERVO RECOVERY LSI CIRCUIT


FEATURES:

- CONTAINS THE FOLLOWING LOGIC:
 - INTERFACE CLOCK GENERATION
 - SERVO DATA GATE DECODERS
 - SERVO PLL PHASE/FREQ. DETECTORS
 - SERVO PLL LOCK DETECTOR
 - INDEX AND GUARD BAND DETECTORS
 - MICROPROCESSOR INTERFACE LOGIC
 - MOTOR CONTROL LOGIC
- MINIMIZES PCB SPACE 2.
 - AVAILABLE IN 40 PIN DIP
- AVAILABLE IN TWO VERSIONS 3.

 - TWO SEPARATE PART NUMBERS

12L AND CMOS TECHNOLOGIES JNIERCH AWGEABLE

- OFFERS LOW POWER DISSIPATION
 - 1.25 W
 - 12 to 1/3 cost of I2L CMOS -18mW ALSO FASTER & CLEANER



SERVO DATA DECODES

'1' SIGNIFIES SYNC BIT

'0' SIGNIFIES A MISSING SYNC BIT

INDEX DECODE: '111001'

- 1 BIT OF 6 CORRECTABLE

GUARD BAND DECODE: '101010'


GUARD BAND DROP: '000000'

SERVO PLL LOCK DECODE: '111...1' (X128)

SERVO PLL LOCK DROP: '0000'

MICROPROCESSOR INTERFACE LOGIC


- STEP LATCH SYNCHRONIZES INCOMING STEP PULSES WITH UP A.L.E. CLOCK.
- DATA ZONE LATCH SET BY INDEX, RESET BY GAURD BAND.
- GAURD BAND LATCH SET BY GAURD BAND, UP RESETS.
- RTZ LATCH SET BY UP, RESET BY GAURD BAND




WREN SERVO SYSTEM BLOCK DIAGRAM

SPINDLE MOTOR AND CONTROL

- BLOCK DIAGRAM
- PRINCIPLES OF OPERATION
 - TWO PHASE MOTOR
- DIGITAL SPEED CONTROL IN LSI
- MOTOR DRIVE CIRCUIT
 - CONSTANT CURRENT
 - CURRENT LIMITING
 - LOCKED ROTOR PROTECTION



LIREN SPINDLE MOTOR CONTROL



WREN SPINDLE MOTOR

WREN MOTOR CONTROL LOGIC

- 1. USES DIGITAL APPROACH
 - CRYSTAL CONTROLLED
 - FEEDBACK DERIVED FROM SERVO SIGNAL
 - ALLOWS IMPLEMENTATION IN LSI CIRCUIT
- 2. INCORPORATED IN SERVO RECOVERY LSI
 - UTILIZES 30% OF AVAILABLE SPACE
 - DECREASES IC COMPONENT COUNT FROM 18 TO 1
- 3. SPEED REGULATION BETTER THAN 0.1% OF 3600 RPM
- 4. OPERATING RANGE 7.4 VOLTS TO 15+ VOLTS

Figure 1: System Block Diagram






Table 1: DUTY CYCLE DECODES

% OF FULL-ON CONDITION

0		100%
1	• • • • • • • • • • • • • • • • • • • •	88.5
2	•••••	75
3	•••••	62.5
	•••••	
5	••••	37.5
6		25





HALL EFFECT SWITCHING

MOTOR START CONCERNS

- o UNBALANCED TORQUE
- o BRAKE ADJUSTMENTS

CHANGES TO WREN FOR THERMAL CONCERNS

o MOVED ACTUATOR MOUNTING SCREWS CLOSER TOGETHER

S/N 155

- o REPLACED SCREW WITH A PIN S/N 262
- o POLISHING GIMBLE
- o 2,5 MIL GIMBLE

S/N 155 REWORKED